Abstract -This paper proposes a control strategy to reduce the voltage imbalances by injection of a proper negative-sequence current into the microgrid. This task can be done by each inverter connected to the microgrid in a shared way. The current compensation reference is obtained through a negative-sequence voltage control loop, avoiding the load current measurement.
I. INTRODUCTION
Microgrid (MG) has been proposed for effective integration of distributed energy resources (DERs) to the utility grid to provide high quality and high reliability electric power for the end-users [1] - [3] . The MG is connected to the main grid at the point of common coupling (PCC), but it should be able to operate with or without this connection. The DERs are connected to local electric grid through power conditioning units. Thus, inverters or ac-ac converters are connected to the local loads via a common ac bus. The schematic diagram of a possible MG is shown in figure 1 .
Power quality is a key issue in MG and a common problem is the voltage imbalance. Several works have been published on this topic. Some of them focused on mitigating the voltage imbalance due to the main electrical grid [4] , [5] and others due to the unbalanced loads [6] - [8] . In a low voltage distribution network there is the increased tendency of significant load imbalance between phases [6] . Three-phase low-voltage MG feed a large variety of loads and some of these loads are single-phase, making the currents delivered by the DERs units unbalanced. Therefore the voltages across the line impedances and consequently the load voltages become unbalanced. A large voltage imbalance can cause abnormal operation, particularly for sensitive loads, increase losses and affect proper operation of rotating generators or motors in the MG [7] . Each DER unit in the MG is able to impose balanced voltage near itself. The inverter control strategy defines if its output voltage will be balanced or unbalanced. The inverters with droop control [9] - [13] can achieve balanced voltages because this strategy controls the inverter output voltage and frequency. However some DERs, like photovoltaic and wind power, can not use droop control because their goal is to deliver all available power. These DER units are current or power controlled, i.e., there is not output voltage control.
This paper proposes a control strategy to mitigate the negative-sequence voltage component in the output of inverters controlled in current mode or power mode. Consequently, it enhances the voltage quality around these inverters. The negative-sequence voltage compensation can be achieved both in grid-connected or islanding mode, but the voltage imbalance level is higher under islanding mode due to the reduction on short-circuit power caused by the absence of the main source. The proposed strategy is based on the injection of negative-sequence current to locally supply the demand of this current component. Although it is a wellknown approach, the contribution of this work is the method to generate the compensation voltage reference. The classical method consists of measuring the load current, detect its negative-sequence component and inject it through an inverter, like in [7] . However, in this paper a negative-sequence control loop, based only on the MG voltage measurement, is used to determine the negative-sequence compensation current reference. Thus, the load current measurement is not necessary, and consequently, additional current sensors are not necessary.
II. NEGATIVE-SEQUENCE VOLTAGE COMPENSATION
The system in figure 1 can be represented by a simple Thevenin equivalent circuit as shown in figure 2. All elements on the left side of the point A (figure 1) were represented by a voltage source, v s , and an equivalent line impedance, Z s . The loads on the right side of A are represented by an impedance, Z L , and the converter by a controlled current source. A. Equivalent circuit of the MG Assuming initially that the converter currents are balanced, if Z L is balanced the load currents have only positive-sequence components and the voltages across the line impedance have only positive-sequence too. On the other hand, if the load is unbalanced the load currents have both positiveand negative-sequence components. The latter component results on unbalanced voltages across the line impedance, and consequently across the load. The load voltages unbalance can be eliminated by compensating the negative-sequence currents demanded by the loads. Fortunately, the inverter connected near to the loads can be used to do it. Thus a proper detection of the load current components to perform the compensation is necessary. However, current sensors are not a suitable choice because there might be more than one load, possibly far from the converter. Besides, they increase the cost of the overall system.
Assuming that the voltage source of the system in figure  2 is balanced, the negative-sequence circuit (considering the phasor equivalent circuit) that represent this system is shown in figure 3 , where the load was replaced by a current source that demands the same negative-sequence current of the load. When there is no compensation I C = 0 the negative-sequence voltage at the point A is given by:
where the superscript " − " denotes negative-sequence. Equation (1) can be rewritten as
Thus the compensation current injected by the converter should be or
where Y is the absolute value of the line admittance (the inverse of Z − s ) and θ is the line impedance phase angle. From (4) note that the compensation current is proportional to the negative-sequence voltage and its phase angle is shifted π − θ, as shown in figure 4 .
B. Proposed control
The proposed compensation control is based on estimation of the current compensation using only the negative-sequence voltage measured on the ac bus. The control algorithm calculates the absolute value of V − A and forces it to zero through a proportional-integral (PI) compensator. The control diagram is shown in figure 5 .
The first block is a sequence calculator based on a dual second order generalized integrator (DSOGI) [14] , [15] , which is discussed in next subsection. This block obtains the instantaneous negativesequence component of the converter output voltage vector on stationary reference frame. The magnitude of V − passes through a low-pass filter (LPF) to smooth the load transients and the voltage disturbances due to the injection of currents by the inverter. Besides, this filter is used to impose the dynamics of the compensation system and make it stable.
The compensation current amplitude depends on the voltage imbalance, which is usually due to the unbalanced loads. However, sometimes the electrical grid voltage could be imbalanced, for instance, during a fault. The latter case could result in high compensation currents that can overpass the converters rated limits. Therefore, a current limiter must be implemented to avoid the converter overcurrent trip. The compensation current amplitude can be limited indirectly by means of a saturation in the admittance reference, −Y * , as shown in figure 5. The upper limit defines the minimum current amplitude, hence it must be zero. On the other hand, the lower limit defines the maximum current amplitude and it changes with the V − amplitude. From (4) it can be deduced that
where I − M AX is the maximum admissible amplitude of the current compensation.
The latest block in figure 5 is a phase-shift transformation to make the current compensation phasor in phase with the negative-sequence load current as shown in figure 4. This is obtained by the rotating transformation:
where the symbol "ˆ" denotes an estimated parameter. It should be noted that this transformation is applied to a negative-sequence component, thus positive angles give phase lag, while negative angles give phase lead. The angleθ is obtained by knowing the X/R ratio at the connection point of the inverter. However, it can be difficult to get this information. Fortunately this angle can be estimated by injecting a known negative-sequence current in the system and observing the deviation in the negative-sequence voltage angle. Nevertheless, in this work it is assumed that the X/R ratio is known, since the X/R estimator is not the focus.
C. Power balancing
The main goal of the DERs is deliver its available power to the electrical grid. Usually, it is made only by means of positive-sequence currents. In normal conditions, i.e., when the grid voltages and injected currents are balanced, the power components delivered by the converter are
where v is the three-phase voltage vector, i is the converter output current vector, φ is the phase between v and i and the symbol "⊥" denotes ortogonal component. Note that these power components are constant in this case. Otherwise, under unbalanced voltages and considering that the converter is injecting the negative-sequence current for compensation, the power components become
and
Note that the interaction between the voltages and currents with different sequences gives rise to power oscillating components at twice grid frequency, which are represented bỹ p andq. The constant components are represented by P and Q. If the power components only due to the compensation are separated, it results in
Equation (12) shows that it is necessary to have active power available at the convert dc side to compensate the negativesequence. Thus, DERs based on photovoltaic, wind power or any unpredictable source could not perform the compensation when its power is not available. Theses equations also reveal that the compensation increases the power oscillation, therefore the dc bus capacitor should be designed to take it into account.
D. Negative-sequence detection
The correct detection of the negative-sequence component of the grid voltages is a key issue to obtain the compensation current reference. There are many ways to extract the negative-sequence component, such as the decoupled double synchronous reference frame PLL [16] and the methods based on mathematical transformations [17] - [19] or adaptive filters [15] [20] . Regarding the latter one, in [14] , [15] is presented a detection system called DSOGI frequency-locked loop (DSOGI-FLL), which has good performance, even under imbalance and harmonic conditions. Besides, this method is easy to implement in any digital signal processor and it does not require neither larger memory nor high computational power. The basis of the DSOGI-FLL is the concept of symmetrical components proposed by Fortescue in 1918 [21] and that was extended to the time-domain by Lyon [22] . According to Lyon, the positive-and negative-sequence of a generic three-phase voltage vetor,
T , is given by
where α = e j2π/3 . In an orthogonal stationary reference frame, αβ, these equations result in 
where δ = e jπ/2 is a phase-shift time-domain operator to obtain in-quadrature version (90 0 -lagging) of an original waveform. It is worth to note that the homopolar component does not have effect either on the instantaneous positiveor negative-sequence voltage components in the stationary reference frame.
Several methods for quadrature-signals generator (QSG) have been reported in the literature. A simple and effective way is the use of a second order generalized integrator (SOGI) for quadrature-signals generation. The SOGI-QSG scheme is shown in figure 6 and its characteristic transfer functions are given by:
where ω o and k s set resonance frequency and damping factor, respectively. The Bode diagram for the SOGI-QSG outputs, with ω o = 2π60 and k s = 1, is shown in figure 7 . D(s) has characteristic of a band pass filter with bandwidth determined only by k s (independent of the input signal frequency). On the other hand, ∆(s) has characteristic of a low pass filter. The phase difference between D(s) and ∆(s) is always 90 o , independent of the input signal frequency. When the input signal frequency is equal to ω o the output signals amplitudes are equal to the input amplitude. These characteristics make the SOGI ideal for the quadrature signals generation. Transfer functions (18) and (19) reveal that if v is a sinusoidal signal, v and δv will be sinusoidal as well. Moreover, δv will be always 90 0 -lagging v , independently of both the frequency of v and the values of ω o and k s . These equations also reveal that the damping factor set the SOGI dynamics. A lower value of k s gives rise to a more selective filtering response and a longer stabilization time. However, in this application a slow dynamics is desired to assure the stability of the whole system.
A DSOGI-QSG is necessary to perform the negativesequence voltage estimation, as evidenced by (17) . These SOGIs provide the input signals to the negative-sequence calculator (NSC) as shown in figure 8 .
The estimated voltage component magnitude will be correct when ω o match up the grid frequency. Therefore it is necessary a frequency adaptation system to tune the SOGIs with the grid frequency. The frequency-locked loop (FLL) presented in [15] , [23] and [24] is used for this purpose.
III. SIMULATION RESULTS
The performance of the proposed control has been tested in simulations carried out in Matlab/Simulink. The MG shown in figure 1 can be simplified from the perspective of point A as an simple voltage source and its impedance [25] . Thus the MG was modeled by one three-phase voltage source, the line equivalent impedance and some loads (one three-phase and two single-phase). The single-phase loads are connected to phase b through switches. The power converter is composed by a voltage source inverter and a LCL output filter. In order to simplify the simulation the primary source is considered as a constant voltage source. This assumption can be done, since the dc link voltage control dynamics is slow and the dc link capacitance is big enough. In fact, dc voltage oscillation has influence under the current controller and it does not affect the 2000 + j300V A Single-phase load power, L2 1500 + j50V A Single-phase load power, L3 50 + j1500V A proposed control. Therefore, it is desired to keep the dc link voltage constant to evaluate only the behavior of the proposed compensation control. The whole system is shown in figure 9 . The most relevant system parameters are shown in Table I . In order to analyze the behavior of the proposed strategy for different load conditions, the simulation has three stages. In the first one (0 to 100ms), only the balanced load, L1, is connected to the MG. After that, L2 is connected too. At 400ms the load L2 is disconnected and L3 is connected. Load L2 is essentially resistive, whereas L3 is inductive. The MG voltage components are shown in figure 10 . In this case the compensation control was disabled. Note that the negativesequence stays around 10V when the unbalanced loads are connected. Besides, the load characteristic (more resistive or inductive) has low effect on the voltage imbalance. The voltage unbalance factor (VUF) in the first stage (only L1 connected) is zero, whereas it is 0.051 and 0.043 for the second and third stages, respectively.
The previous simulation is repeated with the compensation control enabled and the converter is adjusted to not deliver active power to the MG. Note that, although the active power reference is set to zero, a low amount of active power is delivered to the MG due to the interaction of the negativesequence current with the MG voltage. The results for this case are shown in figures 11 and 12. The MG negativesequence voltage is reduced to less than 2.5V , as shown in figure 11 . The VUF is reduced to 0.011 in both stages (L1 + L2 and L1 + L3). The positive-sequence voltage does not present remarkable changes. The current components consumed by Fig. 10 . Positive-and negative-sequence voltage components at the point of connection of the converter (point A in figure 9 ) without compensation. Fig. 11 . Voltages when the DER is adjusted to deliver 0 kW . figure  12 . The converter positive-sequence current is zero because the active power reference is set to zero. However, it was considered that there is low primary power available to deliver to the MG, since the compensation needs some active power, as was shown by (12) . The converter negative-sequence current cannot reach the load current, but it is kept near to it. This steady state error is mainly due to the inaccuracy of the negative-sequence detection for very low voltage imbalances. In addition, the compensation current reference is a portion of the detected negative-sequence voltage, hence, this reference would be lost if the compensation was completed.
When the primary power is available, it is delivered to the MG by positive-sequence current. Figures 13 and 14 show the simulation results when the inverter is adjusted to deliver 1.5kW and the loads are the same that were used before. Note that the negative-sequence compensation is not affected by the converter delivering positive-sequence current. 
IV. EXPERIMENTAL RESULTS
The proposed voltage imbalance compensation was evaluated in an experimental set-up in which part of the MG was emulated by mean of the utility grid (emulating the MG equivalent voltage source) and a set of transformers (emulating the MG line impedance). This set-up is shown in figure 15 . The system voltage at point A is 88.4V (rms phase-to-neutral) and the equivalent resistance and reactance at this same point, due to the transformers, is 1.7Ω and 6.4Ω, respectively. The load bank has a balanced three-phase resistive load connected Fig. 16 . Results of the voltage imbalance compensation: three-phase voltages at MG ac bus and negative-sequence component directly to the MG ac bus and a single-phase resistive load, which can be switched to the phase b. The inverter dc side is fed by a dc power source and its output is connected to the MG ac bus through a LCL filter. In this workbench, the control algorithm was implemented in a TMS320F2812, which is a fixed-point DSP that works at 150M Hz. Other system parameters are given in Table II . The control algorithm was implemented using fixed-point arithmetic. The execution time of the DSOGI-QSG and the NSC together is 754 ns. The execution time of the negativesequence current compensator algorithm, knowing v − α , v − β and θ, is 3, 18 µs. Thus, the total execution time of the proposed compensation algorithm is 3.934 µs.
In a first experiment, the capability of the negativesequence voltage compensation was tested. The compensation algorithm begins deactivated and after some time the singlephase load is switched on, resulting unbalanced voltages at ac bus (point A in figure 15 ). The compensation algorithm is enabled 150ms later and the voltage imbalance is reduced as shown in figure 16 . As it can be noticed, the voltage imbalance rises to over than 15V when the loads become unbalanced and it returns to approximately 2.5V when the compensator is enabled. The VUF without compensation is 0.170 and it becomes 0.028 when the compensation algorithm is enable. Moreover, it was also observed in this experiment that the utility voltage is unbalanced before switching on the single-phase load. There is a threshold of 1.5V in the negative-sequence component to the algorithm start the compensation. This is necessary because for low levels of unbalance the sequence detector accuracy is not good enough and consequently the negative-sequence compensation current references could be wrong.
In second experiment, the compensation dynamics is evaluated. The compensator is always enabled and after some time the single-phase load is switched on. The MG ac bus voltages are shown in figure 17 . In can be observed that the algorithm quickly starts to compensate the voltage and it stabilizes in about two cycles of the fundamental frequency.
V. CONCLUSION
This paper proposes a control strategy to mitigate the unbalanced voltages in low-voltage three-phase microgrids. This control technique can be implemented in the DER converters without any modification on the hardware structure. It is not necessary any additional measurement sensor. The negative-sequence voltage compensation is not complete, but the simulation and experimental results show that the negativesequence component stays below 2.5V . In the experimental results, the attenuation was around 85%. Therefore it is a very good solution since it does not present any additional cost to the regular system. Although the solution proposed in this work has been developed taking into account the application for microgrids, it can be also effectively used in weak power systems.
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